The increase of array size and decrease of cell size make the testing of infrared focal plane array (FPA) being difticult. A design for test scheme, cross-check test, for infrared focal plane array (FPA) is presented in this paper. For an array size of M by N, the testing times can be reduced from the order of M*N to M+N. Analysis on the fault detectability of the proposed test scheme is also presented in this paper.
INTRODUCTION
Recently, large array format and small pixel size are indispensable to achieve high-resolution infrared (IR) focal plane array (FPA) applications for uses in military, medical and astronomy [1] [2] [3] [4] . In general, an IR FPA consists of a sensor array and a readout circuit [SI. The sensor array is constructed by a two-dimensional array of photovoltaic detectors whose I-V characteristic cuwe resembles a photo diode. The readout circuit is designed to provide an interface between the detectors and subsequent signal processing stage. Taking into account of cost and compatibility, the readout circuit is commonly realized by using CMOS technology The increase of array size and decrease of cell size will unavoidably increase the possibility of defect occurrence during manufacturing and flip chip process. Technologies of nowadays can easily achieve an array size of 256 by 256, and cell size of 20pn by 2 0~. Hence, it is urgent to include a design for test scheme to economically test the detector m a y and readout chips of a large size FPA. To test the readout circuit, extra current sources built in the readout circuit itself to substitute for the function of sensor cell during testing had been proposed [9-131. To test the sensor array before the flip chip process, the sensor cell can be probed directly for measuring its IIV characteristic [IS] . Nevertheless, the total probe time will be proportional to the array size and become unacceptable when the array size grows large. Beside that, the probe contact for small cell size will impose the uncertainty of the measured results. In (161, a modification on the cell selection in FPA had been proposed to calibrate the dark current by a series of measurements at different selection modes. All the above methods test a cell each time. Hence, for an array size of M by N, at least M*N times of testing are required to test all cells once. In order to reduce the total number of testing times, a parallel test scheme, called crosscheck test, was proposed and presented in [17] . Column by column and row by row, parallel test is performed with a modified cell selection maneuver. As a result, the testing times can be reduced from the order of M*N to M+N. In this paper, the cross-check test scheme for FPA is reexamined in section 11. Based on the test scheme, a fault model and its detectability are unveiled in section Ill. Finally, the work is summarized in the last section.
THE CROSS-CHECK TEST SCHEME
A readout circuit for FPA is shown in Fig. 2 . It consists of a row decoder, a column selector, and a two-dimensional array of unit cells for sensor readout. The unit cell, as depicted in Fig. 3 , contains a bump pad for sensor binding, a readout circuit, and a row-select MOS switch. Each sensor cell in the FPA will be sequentially scanned through the addressing operations on row and column selection lines. The row decoder and the column selector are generally implemented by shiil register, as shown in Fig. 4 . The shift register is basically a cyclic one with load, clear and preset functions. In normal operation, only one DFF in row shifr register and one DFF in column shift register are set to activate the row and column MOS switches respectively. Hence, a TOW is selected and a cell in the selected row is addressed, as shown in Fig. S . The other cells in the selected row are sequentially addressed, then follow through the cells of the other rows. Before the flip chip binding, the bump pad is floating; hence the readout circuit can not operate functionally and be tested. A possible testing method is to include a current source, as shown in Fig. 3 , attached to the bump pad. The function of photo-sensor will be replaced, during testing, by the built-in current source that can provide a current to the readout circuit.
To test a FPA of large array size, conventional methods need at least M*N times of test to exercise all cells (without loss of generality, we assume that M is the number of columns and N is the number of rows To perform cross-check test, the shift register in readout circuit must have the functions of clearlpreset and load. The shift register shown in Fig. 4 can perform these functions. With these functions, the stored pattem in the shift register can be controlled.
In normal operation, each time, only one row and one column are activated, that is, only one DFF in the shii? register can be ON.
To perform a parallel test, it demands that all rows and all columns can be intentionally selected to be ON. Hence, we can select all rows or all columns for parallel test. That is, for example, if a full row of cells are needed to be tested in parallel, the DFF for the tested row in row shift register should be ON, and all the DFFs in column shift register should be ON, as shown in Fig. 6 . It is similar to parallel testing a full column, as shown in Fig. 7 . The cross-check test scheme is to test a full row of cells in parallel for each row, and followed by a full column of cells in parallel for each column. Consequently, row by row and column by column, the number of test times is reduced to M+N. The steps for cross-check test are as follows:
( I ) For each row, measure the total currents of one full row. As shown in Fig. 6 , all columns are selected to be ON, and only the interested row is selected to be ON. Sensors in the interested row will contribute their currents to the measurement. Therefore, if there is no faulty sensor cell in the row, the measured current will be M times of one cell's.
And if there are faulty cells, the measured current will be different from the expected value. (2) For each column, measure the total currents of one full column. As shown in Fig. 7 , all rows are selected to be ON,
v-554
and only the interested column is selected to be ON. Sensors in the interested column will contribute their currents to the measurement. Therefore, if there is no faulty sensor cell in the column, the measured current will be N times of one cell's. And if there are faulty cells, the measured current will possibly be different from the expected value.
From the measwement results of the above two steps, we can cross check them to identify which cell is faulty. For example, if cell (ij) is faulty, then the measurements of iIh column and jCh row will reflect this fault.
With the built-in current source, as shown in Fig. 3 , the readout circuit can be tested before the binding of readout and sensor array chips. After binding, the cells in sensor array can be tested by measuring their dark currents. If the cells are tested one by one, the number of testing times will grow into unacceptable when the array size become large. Hence it is desirable to employ parallel test scheme. Cross-check test can perform parallel test, however, there does exist possibility of fault masking. In the next section, we will categorize the possible faults and figure in the fault detectablility of cross-check test. 
FAULT DETECTABILITY OF CROSS-CHECK TEST
Since the testing is mainly relying on the measurement ofcurrent, it is convenient to classify the possible occurring faults, after binding of readout and sensor array chips, into three categories: open fault, short fault and large-current fault, as illustrated in Fig.  8 . The open fault, as shown in Fig. 8(a) , is caused by an unhealthy binding where the humps between readout and sensor array chips are not connected. Therefore the bump pad of the readout is floating and no current appears. The sholt fault, as shown in Fig. 8(b) , is also caused by an unhealthy binding where the adjacent bumps are shorted together. Consequently the shorted cells will receive extra currents from each other. The large-cunent fault, as shown in Fig. 8(c Fig. 9(a) , an open fault and a large-current fault whose current is doubled exist in a same row. In this case, when performing cross-check test, testing row by row can not identify the faulty row due to current cancellation of the two faults. Nevertheless, testing column by column can identify the faulty columns that the two faults belong to. It is similar that when double-fault exists in a same column. If the two faults of double-fault do not exist in the same row or same column, both faults can be detected and located by cross-check test. When higher level of multiple-fault is considered, the possibility of fault masking will increase. And ifthe faulty cells canceling each other currents by row and column in the same time, then there will be no fault detected, as shown in Fig. 9 (b) for a quadri-fault case. To verify the proposed cross check test scheme, a test chip of readout circuit for 4x4 array, as shown in Fig. IO 
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